Optical Design of a Programmable Array Microscope
نویسندگان
چکیده
Patterned illumination can be used to improve lateral resolution, provide optical sectioning, and to reduce illumination dose. For example, in Structured Illumination Microscopy (SIM), spatially periodic illumination patterns are used to double the resolution [1]. The use of a Spatial Light Modulator (SLM), such as a Digital Micro-mirror Device (DMD), gives full control over the illumination pattern and makes the microscope a versatile Programmable Array Microscope (PAM) [2]. Controlling the illumination through the DMD pixel by pixel, a 5-times reduction in photobleaching rates can be achieved [3]. There are essentially two ways in which the SLM can be introduced in the light path. In a single-pass architecture the SLM is used only in the illumination branch of the light path and the demodulation and image processing to obtain the final image is done in-silico on the set of acquired images. In a double-pass architecture this is partly accomplished by modulating the imaging branch with the SLM as well and capturing both the conjugate and non-conjugate image. The high switching speed of the DMD can be used to illuminate the sample with a series of patterns within the camera frame time. In this way, a double-pass architecture can provide advantages in terms of image acquisition speed, sensitivity to readout noise, and an optically sectioned image that is extracted from only two captured images rather than from a whole series. We discuss an optical architecture for a double-pass PAM using two DMDs and two cameras for capturing the conjugate and non-conjugate images. This design simplifies the optics of previous architectures using only one SLM and one camera. Several design issues are discussed, such as the autofluorescence of optics in the shared illumination-imaging branch, Scheimpflug relay optics, and diffraction effects of the DMD, both in the illumination and in the imaging branch.
منابع مشابه
Design and Implementation of Field Programmable Gate Array Based Baseband Processor for Passive Radio Frequency Identification Tag (TECHNICAL NOTE)
In this paper, an Ultra High Frequency (UHF) base band processor for a passive tag is presented. It proposes a Radio Frequency Identification (RFID) tag digital base band architecture which is compatible with the EPC C C2/ISO18000-6B protocol. Several design approaches such as clock gating technique, clock strobe design and clock management are used. In order to reduce the area Decimal Matrix C...
متن کاملImplementation of Face Recognition Algorithm on Fields Programmable Gate Array Card
The evolution of today's application technologies requires a certain level of robustness, reliability and ease of integration. We choose the Fields Programmable Gate Array (FPGA) hardware description language to implement the facial recognition algorithm based on "Eigen faces" using Principal Component Analysis. In this paper, we first present an overview of the PCA used for facial recognition,...
متن کاملBIOLOGICAL APPLICATIONS OF AN LCoS-BASED PROGRAMMABLE ARRAY MICROSCOPE (PAM)
We report on the development and applications of a new generation, commercial, optically sectioning programmable array microscope (PAM) for rapid, light efficient 3D fluorescence imaging of living specimens. The stand-alone module, including light source(s) and detector(s), features an innovative catadioptric design and a ferroelectric liquid-crystalon-silicon (LCoS) SLM instead of the DMD used...
متن کاملField Programmable Gate Array–based Implementation of an Improved Algorithm for Objects Distance Measurement (TECHNICAL NOTE)
In this work, the design of a low-cost, field programmable gate array (FPGA)-based digital hardware platform that implements image processing algorithms for real-time distance measurement is presented. Using embedded development kit (EDK) tools from Xilinx, the system is developed on a spartan3 / xc3s400, one of the common and low cost field programmable gate arrays from the Xilinx Spartan fami...
متن کاملSecure FPGA Design by Filling Unused Spaces
Nowadays there are different kinds of attacks on Field Programmable Gate Array (FPGA). As FPGAs are used in many different applications, its security becomes an important concern, especially in Internet of Things (IoT) applications. Hardware Trojan Horse (HTH) insertion is one of the major security threats that can be implemented in unused space of the FPGA. This unused space is unavoidable to ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013